This work studies degradation behavior after hot-carrier stress of trigate polysilicon thin-film transistors ͑poly-Si TFTs͒ with nanowires. The NH 3 plasma passivation effect is also studied on the electrical characteristics after hot-carrier stress. The reliability of poly-Si TFTs with NH 3 plasma passivation outperforms that without such passivation, resulting from the effective hydrogen passivation of the grain-boundary dangling bonds, and the pileup of nitrogen at the SiO 2 /poly-Si interface. The reliability of poly-Si TFTs further improves by using nanowires structure. These findings originate from the fact that the nanowires poly-Si TFT has robust trigate control to reduce the hot-carrier effect due to declining lateral electrical field and its penetration from the drain, and its split nanowire structure has superior NH 3 plasma passivation effect. In degradation results under dc and ac stress, it reveals that the NH 3 plasma is mostly passivated on deep traps of grain boundaries rather than tail traps. In recent years, polycrystalline silicon thin-film transistors ͑poly-Si TFTs͒ have drawn much attention because of their wide applications on active matrix liquid crystal displays ͑AMLCDs͒, 1 and active matrix organic light-emitting diodes ͑AMOLEDs͒.
In recent years, polycrystalline silicon thin-film transistors ͑poly-Si TFTs͒ have drawn much attention because of their wide applications on active matrix liquid crystal displays ͑AMLCDs͒, 1 and active matrix organic light-emitting diodes ͑AMOLEDs͒.
2 Besides the display applications, poly-Si TFTs have also been applied in memory devices such as dynamic random access memory ͑DRAM͒ 3 and static random access memory ͑SRAM͒. 4 However, the reliability of poly-Si TFT is one of the main constraints in continual advances in this direction. In comparison with singlecrystalline silicon, the granular structure of poly-Si is rich in grain boundary defects arising from lattice discontinuities between different oriented grains as well as intragrain defects. Moreover, a low process temperatures, i.e., less than 600°C, also produces numerous defects at the poly-Si/SiO 2 interface and poly-silicon boundaries. Under the operation of high drain voltage and a relatively high gate voltage ͑hot-carrier condition͒, the defects acting as trapping centers lead to hot-carrier injection that generates trap states. Thus, those generated trap states are strongly influenced by the performance of poly-TFTs and causes severe device characteristics degradation, such as degradation of threshold voltage ͑V th ͒, subthreshold swing ͑SS͒, ON current ͑I on ͒, and transconductance ͑G m ͒. The G m degradation and V th variation during stress application result in improper operation and circuit failure. They are of great importance for circuit designers working to integrate TFTs in flat-panel displays or very large scale integrated ͑VLSI͒ circuits. Accordingly, the reliability of poly-Si TFTs under hot-carrier stress has been investigated. [5] [6] [7] [8] However, based on our knowledge, improvement of poly-Si TFT degradation under hot-carrier stress by device structure modulation and NH 3 plasma passivation has not been addressed. Therefore, based on our previous works, 9,10 the trigate nanowires poly-Si TFT has superior performance compared to that of conventional single-gate poly-Si TFT. Thus, in this study, we further investigate trigate nanowires poly-Si TFT with NH 3 plasma passivation degradation behaviors after hot-carrier stress. In addition a single-channel poly-Si TFT was studied for comparison purposes.
Device Structure and Fabrication
In this work, two-type poly-Si TFTs, one with a gate length ͑L͒ of 0.5 m, consisting of ten-nanowires ͑each width of 65 nm͒ ͑M10͒ poly-Si TFT and a single-channel structure ͑S1͒ with channel width ͑W͒ of 1 m poly-Si TFT, were fabricated. Figure 1a presents a scanning electron microscope ͑SEM͒ image of the M10 poly-Si TFT. Figure 1b presents the transmission electron microscopy ͑TEM͒ image of the M10 TFT perpendicular to the gate direction; the channels are surrounded by the gate electrode as a trigate structure.
The devices were fabricated on 6 in. silicon wafers with a 400 nm thick layer of thermal oxide layer substrate. A thin 50 nm thick undoped amorphous-Si ͑a-Si͒ layer was deposited by lowpressure chemical vapor deposition ͑LPCVD͒ at 550°C. The deposited a-Si layer was then solid-phase recrystallized at 600°C for 24 h in nitrogen ambient. The device active patterns ͑S1 and M10 structure͒ was formed by electron beam ͑E-beam͒ direct writing with dosage 7 C/cm 2 and 400 nm thick NEB22 negative photoresist. The photoresist patterns was transferred by reactive ion etching ͑RIE͒ using Cl 2 /Ar mixed etchant gas. Then, a 26 nm thick layer of tetraethylorthosilicate ͑TEOS͒ oxide and a 150 nm thick layer of undoped polysilicon were deposited by LPCVD, and transferred to a gate electrode by E-beam direct writing and RIE. Phosphorous ions were implanted in the lightly doped source and the drain region at a dose of 5 ϫ 10 13 cm −2 . A 200 nm thick layer of TEOS oxide was then deposited by LPCVD, and anisotropically etched by RIE to form a sidewall spacer that abutted the polysilicon gate. Then, the self-aligned source and drain regions were formed by the implantation of phosphorous ions at a dose of 5 ϫ 10 15 cm −2 . The dopant was activated by ultrarapid thermal annealing at 1000°C for 1 s in nitrogen ambient. After source and drain implantation and activation, a 300 nm thick TEOS oxide layer was deposited as the passivation layer by LPCVD. Next, the contact holes were defined and * Electrochemical Society Active Member.
z E-mail: ycwu@ess.nthu.edu.tw Figure 1 . ͑a͒ SEM image of M10 poly-Si TFT. ͑b͒ TEM image of M10 poly-Si TFT with trigate ͑G1: top-gate, G2 and G3: two side-gate͒, gate oxide ͑Gox͒, and one of the ten-nanowire channel ͑ch͒. 300 nm thick AlSiCu metallization was performed. The devices were then sintered at 400°C in nitrogen ambient for 30 min. Finally, devices were passivated by NH 3 plasma treatment for 1 h at 300°C.
Results and Discussion
The hot carrier stress condition was determined at kink-effect occurrence, as the V d = 6 V and V g = 3 V, and the source electrode was grounded. Figure 2a depicts a typical S1 poly-Si TFT without NH 3 plasma passivation I d -V g curves before ͑dash line͒ and after static 1000 s hot-carrier stress ͑solid line͒. Figure 2b depicts typical M10 poly-Si TFT without NH 3 plasma passivation I d -V g curves before and after static 1000 s hot carrier stress. The S1 poly-Si TFT presents sever G m,max , V th and I on /I off ratio degradation after hot-carrier stress. However, the M10 poly-Si TFT presents good reliability after hotcarrier stress; only the I on /I off ratio has light degradation. These results indicate that the M10 TFT has less trap state generation after static hot-carrier stress. Because the M10 TFT has robust trigate control ͑Fig. 1b͒, it can reduce the lateral electrical field and its penetration from the drain. Thus, the hot-carrier effect is lowered and the trap state generation of M10 TFT by the hot carrier impact ionization is lower than that of S1 TFT. Figure 3a depicts typical S1 poly-Si TFT with NH 3 plasma passivation I d -V g curves before and after static 1000 s static hot-carrier 
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Electrochemical and Solid-State Letters, 10 ͑8͒ H235-H238 ͑2007͒ H236 stress. Figure 3b depicts typical M10 poly-Si TFT with NH 3 plasma passivation I d -V g curves before and after static 1000 s hot carrier stress. By comparing Fig. 3a and 2a , the reliability of S1 poly-Si TFT has been highly improved by using NH 3 plasma passivation. According to Cheng et al., 11 after NH 3 plasma passivation, the nitrogen piled up at the gate SiO 2 /channel poly-Si interface, while the hydrogen passivated the dangling bonds at the poly-Si grainboundary. Thus, the trap state generation was highly reduced under static hot-carrier stress. According to Fig. 3b , the M10 poly-Si TFT presents the greatest performance and reliability. Not only does the M10 TFT has robust trigate control, but also the effect of NH 3 plasma passivation more efficiently affects ten-nanowire channel TFTs than it does in single-channel TFTs. Figure 4 depicts maximum conductance degradation ͑⌬G m,ma /G m,ma ͒ and threshold voltage degradation ͑⌬V th ͒ of S1 and M10 TFT as a function of the stress time with various frequency, respectively. The dynamic pulse train stress is defined at constant V d = 6 V and dynamic V g = 3 V ͑ON͒, −3 V ͑OFF͒ with the duty cycle of 50%, and the source potential is grounded. The S1 and M10 TFT show similar G m degradation. On the other hand, the V th variation of M10 TFT is much lower than the S1 TFT. According to the operation of poly-TFTs with grain boundary defects and intragrain defects in poly-Si film and a large number of interface states at the poor SiO 2 /poly-Si interface, most of the applied voltage drops across the grain boundaries because they have much larger resistances than the grains. The lateral electric field in the grain boundaries will be much higher than in the grains, and at high drain voltages impact ionization may occur. Thus, unlike the hot-carrier effect in metal oxide semiconductor field-effect transistors, the poly-Si TFT electrical parameters such as threshold voltage ͑V th ͒, maximum transconductance ͑G m,max ͒, ON current ͑I on ͒, and subthreshold slope ͑SS͒ could depend on grain, grain boundaries, and/or interface properties. The deep traps existing in grain boundaries have been demonstrated to affect mainly V th and much less G m,max . 12, 13 On the other hand, tail states from grain regions in the interface and/or from grain boundaries mainly contribute to the decrease of G m,max .
14 Thus, the results of Fig. 4 indicate that the NH 3 plasma is mostly passivated on deep traps of grain boundaries rather than tail traps. Therefore, as the results, the S1 and M10 TFT show the similar G m degradation due to similar tail states generation after dc and ac hot-carrier stress. On the contrary, M10 TFT has less deep states generation after dc hot-carrier stress, resulting from lightly threshold voltage degradation. First, the M10 TFT has more effective NH 3 plasma passivation on deep traps than that of S1 TFT due to the ten split nanowire channels of M10 TFT has wide NH 3 plasma passivation area ͑Fig. 1a͒. Second, M10 TFT has robust trigate control ͑Fig. 1b͒ can reduce the lateral electrical field penetration from the drain for less deep traps generation.
Conclusions
The degradation behaviors after hot-carrier stress of tennanowire and single-channel poly-Si TFTs is investigated. The experiment results reveal that the trigate nanowires poly-Si TFT has higher reliability than single-channel TFT, including little degradation of ON/OFF current ratio, subthreshold slope, and threshold voltage. These high reliability results of ten-nanowire poly-Si TFTs can be explained by its robust trigate control and its superior channel NH 3 passivation on deep traps pf poly-Si grain boundary. Such trigate nanowires poly-Si TFTs are thus highly promising for use in future high-performance and high-reliability poly-Si TFT applications. 
